promotion image of download ymail app
Promoted
黃先生 發問時間: 社會與文化語言 · 1 0 年前

[英文]一段文件(中翻英)~拜託幫忙修改一下~謝謝

自己有先嘗試翻譯...不過怕文法或是哪邊還會有錯誤!!

麻煩幫我看一下有哪邊還需要修改或是給我一些建議。

很感激幫忙謝謝!!

In scan mode, the data is stored to the inner RAM of the FPGA (Figure 12). When “SCAN” is logic high, “RAMEN” enables and “RAMWE” is triggered, the data is stored to be assigned address (SR_AD) in inner RAM of the FPGA.

在scan模式,資料會存在FPGA的RAM裡。當SCAN為logic high,RAMEN enable和RAMWE被trigger,資料會被存放在指定位置(SR_AD)上FPGA內的RAM。

When the system is set to DMA mode, the data is sent to C by DMA transfer. When “RAMEN” enables and “COROEN” is triggered, the data (DataPort) assigned to address (SR_AD) is transferred from inner RAM of the FPGA to C (Figure 13).

當系統設定為DMA模式,資料會透過DMA傳送給C。當RAMEN enable,COROEN被trigger後,存放在FPGA內RAM中指定位置(SR_AD)上的資料(DataPort)會傳送給C。

2 個解答

評分
  • 1 0 年前
    最佳解答

    在scan模式,資料會存在FPGA的RAM裡。當SCAN為logic high,RAMEN enable和RAMWE被trigger,資料會被存放在指定位置(SR_AD)上FPGA內的RAM。

    Under the scan mode, data will be saved in RAM of FPGA; when scan is under the status of lofic high, RAMEN enable and RAMWE will be striggered.

    當系統設定為DMA模式,資料會透過DMA傳送給C。當RAMEN enable,COROEN被trigger後,存放在FPGA內RAM中指定位置(SR_AD)上的資料(DataPort)會傳送給C。

    When the system is set as DMA mode, data port will be transmitted to C through DMA; moreover, when RAMEN enable and COROEN are striggered, the data port saved at the appointed location (SR_AD

    ) of RAM in FPGA will be transmitted to C.

    大致上這樣 有一些不是很明白 所以有一點靠自己的想像跟猜測喔

    2008-08-29 13:01:32 補充:

    第一段漏了一句

    Under the scan mode, data will be saved in RAM of FPGA; when scan is under the status of lofic high, RAMEN enable and RAMWE will be striggered, and data port will be ssaved in the appoint location (SR_AD) of RAM in FPGA.

    參考資料:
    • Commenter avatar登入以對解答發表意見
  • 1 0 年前

    你的文件中翻英:

    In scan mode, the data is stored to the inner RAM of the FPGA (Figure 12). When"SCAN" the high of the is logic, "RAMEN" the enables and"RAMWE" is triggered, FPGA of the of the of RAM of the data is stored to be assigned address(SR_AD) in inner.

    At the scan mode, the data will exist FPGA RAM in.When SCAN is a logic high, RAMEN enable and RAMWE trigger, the data will be deposited in RAM in the appointed position(SR_AD) last FPGA.

    When the system is set to DMA mode, the data is sent to C by DMA transfer. When"RAMEN" the enables and"COROEN" is triggered, the tr of the data(DataPort) assigned to address(SR_AD) is

    2008-08-30 19:58:12 補充:

    抱歉,我有少翻的我在寄給你。

    參考資料: 自己
    • Commenter avatar登入以對解答發表意見
還有問題?馬上發問,尋求解答。